

HIGH-SPEED 2.5V 256/128K x 72 SYNCHRONOUS DUAL-PORT STATIC RAM WITH 3.3V OR 2.5V INTERFACE


IDT70T3719/99M

Features:

- True Dual-Port memory cells which allow simultaneous access of the same memory location
- High-speed data access
 - Commercial: 3.6ns (166MHz)/ 4.2ns (133MHz)(max.)
 - Industrial: 4.2ns (133MHz) (max.)
- Selectable Pipelined or Flow-Through output mode
- Counter enable and repeat features
- Dual chip enables allow for depth expansion without additional logic
- Interrupt and Collision Detection Flags
- Full synchronous operation on both ports
 - 6ns cycle time, 166MHz operation (23.9Gbps bandwidth)
 - Fast 3.6ns clock to data out
 - Self-timed write allows fast cycle time

- 1.7ns setup to clock and 0.5ns hold on all control, data, and address inputs @ 166MHz
- Data input, address, byte enable and control registers
- Separate byte controls for multiplexed bus and bus matching compatibility
- Dual Cycle Deselect (DCD) for Pipelined Output Mode
- 2.5V (±100mV) power supply for core
- LVTTL compatible, selectable 3.3V (±150mV) or 2.5V (±100mV) power supply for I/Os and control signals on each port
- Industrial temperature range (-40°C to +85°C) is available at 133MHz
- Available in a 324-pin Green Ball Grid Array (BGA)
- Includes JTAG Functionality
- Green parts available, see ordering information

Functional Block Diagram



1. Address A₁₇ is a NC for the IDT70T3799.

The sleep mode pin shuts off all dynamic inputs, except JTAG inputs, when asserted. All static inputs, i.e., PL/FTx and OPTx and the sleep mode pins themselves (ZZx) are not affected during sleep mode.

JULY 2014

Description:

The IDT70T3719/99M is a high-speed 256K/128K x 72 bit synchronous Dual-Port RAM. The memory array utilizes Dual-Port memory cells to allow simultaneous access of any address from both ports. Registers on control, data, and address inputs provide minimal setup and hold times. The timing latitude provided by this approach allows systems to be designed with very short cycle times. With an input data register, the IDT70T3719/99M has been optimized for applications having unidirectional or bidirectional data flow in bursts. An automatic power down feature, controlled by $\overline{\text{CE}}$ 0 and CE1, permits the on-chip circuitry of each port to enter a very low standby power mode.

The 70T3719/99M can support an operating voltage of either 3.3V or 2.5V on one or both ports, controllable by the OPT pins. The power supply for the core of the device (VDD) is at 2.5V.

Pin Configuration (2,3,4,5)

70T3719/99M BBG-324⁽⁶⁾

324-Pin BGA Top View⁽⁷⁾

06/27/05	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	
А	VO39R	VO38R	VO37R	I/O36R	COL	A15L	A12L	A ₈ L	BE7∟	BE2L	CE ₁ L	ĀDSL	A6L	A1L	I/O32R	V O33R	VO _{34R}	V O35R	A
В	VO39L	VO38L	VO37L	VO36L	TDO	A17L ⁽¹⁾	A13L	A _{10L}	BE _{6L}	BE _{5L}	BE 1L	ŌĒL	REPEATL	Aol	I/O32L	I/O33L	VO34L	I/O _{35L}	В
C	VO _{40R}	VO41R	VO42R	VO43R	ĪNT∟	A16L	A11L	A7L	BEOL	<u>CE</u> o∟	R/WL	CNTENL	A4L	A3L	VO31R	VO30R	VO29R	VO _{28R}	С
D	VO _{40L}	VO41L	VO42L	VO43L	TDI	NC	A ₁₄ L	A9L	BE ₄ L	BE3L	CLKL	A ₅ L	A2L	ZZL	I/O31L	I/O30L	VO29L	VO28L	D
E	VO47R	VO46R	VO45R	VO44R	PL/FTL	V _{DD}	VDDQL	VDDQR	VDDQR	VDDQL	VDDQL	VDDQR	VDDQR	OPTL	VO24R	VO25R	VO _{26R}	VO27R	E
F	VO _{47L}	VO46L	VO45L	VO44L	VDD	V _{DD}	VDDQL	Vss	Vss	Vss	VDD	VDD	VDD	VDD	I/O _{24L}	I/O ₂₅ L	VO _{26L}	VO27L	F
G	VO48R	VO49R	1/O _{50R}	VO51R	VDDQR	VDDQR	Vss	Vss	Vss	Vss	Vss	Vss	VDDQR	VDDQR	I/O23R	VO _{22R}	VO21R	VO _{20R}	G
Н	VO _{48L}	VO49L	VO50L	VO51L	VDDQL	VDDQL	Vss	Vss	Vss	Vss	Vss	Vss	VDDQL	VDDQL	I/O23L	I/O22L	VO21L	I/O _{20L}	Н
J	VO55R	VO54R	I/O53R	VO52R	VDDQR	Vss	Vss	Vss	Vss	Vss	Vss	Vss	Vss	VDDQR	VO16R	VO 17R	VO18R	VO19R	J
K	VO55L	VO54L	1/O53L	VO52L	VDDQR	Vss	Vss	Vss	Vss	Vss	Vss	Vss	Vss	VDDQR	I/O _{16L}	V017L	VO18L	VO19L	K
L	VO _{56R}	V057R	VO58R	VO59R	VDDQL	Vss	Vss	Vss	Vss	Vss	Vss	Vss	Vss	VDDQL	VO15R	VO _{14R}	VO13R	VO 12R	L
М	VO56L	V057L	VO58L	VO59L	VDDQL	VDD	Vss	Vss	Vss	Vss	Vss	Vss	VDDQL	VDDQL	I/O _{15L}	VO14L	VO13L	VO12L	М
N	VO63R	VO62R	VO61R	1/O60R	VDDQR	VDDQR	VDDQL	VDDQL	Vss	Vss	VDD	VDDQR	VDDQR	VDDQR	I/O ₈ R	V/O _{9R}	VO10R	VO _{11R}	N
Р	VO63L	V062L	VO61L	VO60L	ZZR	TMS	VDD	VDD	VDD	VDDQL	VDDQL	VDD	VDD	OPTR	I/O8L	V09L	VO10L	V 011L	Р
R	VO64R	1/O _{65R}	VO66R	V067R	COLR	A17R ⁽¹⁾	A _{12R}	A ₉ R	BE _{4R}	CEor	OE r	A ₆ R	A ₂ R	A _{1R}	I/O7R	VO6R	1/O ₅ R	VO ₄ R	R
T	VO _{64L}	I/O _{65L}	I/O _{66L}	VO67L	PL/FT _R	A ₁₆ R	A13R	A7R	BE _{7R}	BE₃R	CE1R	ĀDS _R	A ₄ R	Aor	I/O7L	V O6L	VO ₅ L	I/O ₄ L	T
U	V 071R	1/O70R	VO69R	I/O68R	TCK	ĪNTr	A14R	A10R	BE _{2R}	BE _{6R}	BE _{1R}	R/Wr	REPEAT _R	A3R	I/Oor	VO1R	I/O ₂ R	I/O _{3R}	U
V	V 071L	VO70L	VO69L	VO68L	TRST	NC	A 15R	A _{11R}	Aar	BE _{5R}	BEOR	CLKr	CNTENR	A ₅ R	I/Ool	V 01L	VO2L	I/O ₃ L	٧
,	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	

5687 tbl 01

- 1. Pin is a NC for IDT70T3799.
- 2. All VDD pins must be connected to 2.5V power supply.
- 3. All VDDQ pins must be connected to appropriate power supply: 3.3V if OPT pin for that port is set to VDD (2.5V), and 2.5V if OPT pin for that port is set to Vss (0V).
- 4. All Vss pins must be connected to ground supply.
- 5. Package body is approximately 19mm x 19mm x 1.76mm, with 1.0mm ball-pitch.
- 6. This package code is used to reference the package diagram.
- 7. This text does not indicate orientation of the actual part-marking.

Pin Names

<u>Pin Name</u>	I					
Left Port	Right Port	Names				
CEOL, CE1L	CEOR, CE1R	Chip Enables (Input) ⁽⁶⁾				
R/\overline{W}_L	R/W̄R	Read/Write Enable (Input)				
ŌĒL	ŌĒR	Output Enable (Input)				
Aol - A17L ⁽⁵⁾	Aor - A17R ⁽⁵⁾	Address (Input)				
I/O0L - I/O71L	I/Oor - I/O71R	Data Input/Output				
CLKL	CLKR	Clock (Input)				
PL/FTL	PL/FT _R	Pipeline/Flow-Through (Input)				
ADSL ADSR		Address Strobe Enable (Input)				
CNTENL	<u>CNTEN</u> R	Counter Enable (Input)				
REPEATL	REPEATR	Counter Repeat ⁽³⁾				
BEOL - BE7L	BEOR - BE7R	Byte Enables (9-bit bytes) (Input) ⁽⁶⁾				
VDDQL	VDDQR	Power (I/O Bus) (3.3V or 2.5V) ⁽¹⁾ (Input)				
OPTL	OPTR	Option for selecting VDDax ^(1,2) (Input)				
ZZL	ZZR	Sleep Mode pin ⁽⁴⁾ (Input)				
V	DD	Power (2.5V) ⁽¹⁾ (Input)				
V	SS	Ground (0V) (Input)				
Т	DI	Test Data Input				
TI	00	Test Data Output				
TO	CK	Test Logic Clock (10MHz) (Input)				
TM	MS	Test Mode Select (Input)				
TR	ST	Reset (Initialize TAP Controller) (Input)				
INTL INTR Interrupt Flag (Output)						
COL	COLR	Collision Alert (Output)				

5687 tbl 02

MOTEC

- VDD, OPTx, and VDDQx must be set to appropriate operating levels prior to applying inputs on the I/Os and controls for that port.
- 2. OPTx selects the operating voltage levels for the I/Os and controls on that port. If OPTx is set to Vpd (2.5V), then that port's I/Os and controls will operate at 3.3V levels and Vpdox must be supplied at 3.3V. If OPTx is set to Vss (0V), then that port's I/Os and address controls will operate at 2.5V levels and Vpdox must be supplied at 2.5V. The OPT pins are independent of one another—both ports can operate at 3.3V levels, both can operate at 2.5V levels, or either can operate at 3.3V with the other at 2.5V.
- When REPEATx is asserted, the counter will reset to the last valid address loaded via ADSx.
- 4. The sleep mode pin shuts off all dynamic inputs, except JTAG inputs, when asserted. All static inputs, i.e., PL/FTx and OPTx and the sleep mode pins themselves (ZZx) are not affected during sleep mode. It is recommended that boundry scan not be operated during sleep mode.
- 5. Address A_{17x} is a NC for the IDT70T3799M.
- Chip Enables and Byte Enables are double buffered when PL/FT = ViH, i.e., the signals take two cycles to deselect.

Truth Table I—Read/Write and Enable Control (1,2,3,4,5)

ŌĒ	CLK	Œ0	CE1	Byte Enables	R/W	ZZ	I/O Operation ⁽⁶⁾	MODE	
Х	↑	Н	Χ	All $\overline{BE} = X$	Х	L	All Bytes= High-Z	Deselected: Power Down	
Х	↑	Х	L	All $\overline{BE} = X$	Х	L	All Bytes = High-Z	Deselected: Power Down	
Х	↑	L	Н	All \overline{BE} = H	Х	L	All Bytes = High-Z	All Bytes Deselected	
Х		L	Н	$\overline{BE}n = L$, All other $\overline{BE} = H$	L	L	Byten = DIN, All other Bytes = High-Z	Write to Byte X Only	
Х	←	L	Н	$\overline{BE}_{4.7} = L$, $\overline{BE}_{0.3} = H$	L	L	Byte ₄₋₇ = D _{IN} , Byte ₀₋₃ = High-Z	Write to Lower Bytes Only	
Х	^	L	Н	$\overline{BE}_{4-7} = H$, $\overline{BE}_{0-3} = L$	L	L	Byte ₄₋₇ = High-Z, Byte ₀₋₃ = D _{IN}	Write to Upper Bytes Only	
Х		L	Н	BE ₀₋₇ = L	L	L	Byteo-7 = DIN	Write to All Bytes	
L	←	L	Н	$\overline{BE}n = L$, All other $\overline{BE} = H$	Н	L	Byten = Douт, All other Bytes = High-Z	Read Byte X Only	
L	↑	L	Н	$\overline{BE}_{4.7} = L, \overline{BE}_{0.3} = H$	Н	L	Byte4-7 = Douт, Byteo-3 = High-Z	Read Lower Bytes Only	
L		L	Н	$\overline{BE}_{4.7} = H, \overline{BE}_{0.3} = L$	Н	L	Byte ₄₋₇ = High-Z, Byte ₀₋₃ = Douт	Read Upper Bytes Only	
L	↑	L	Н	All BE = L	Н	L	All Bytes = Dout	Read All Bytes	
Н	Х	Χ	Х	All $\overline{BE} = X$	Х	L	All Bytes = High-Z	Outputs Disabled	
Х	Х	Х	Х	All $\overline{BE} = X$	Х	Н	All Bytes = High-Z	Sleep Mode	

NOTES:

- 1. "H" = V_{IH} , "L" = V_{IL} , "X" = Don't Care.
- 2. \overline{ADS} , \overline{CNTEN} , $\overline{REPEAT} = X$.
- 3. $\overline{\text{OE}}$ and ZZ are asynchronous input signals.
- 4. It is possible to read or write any combination of bytes during a given access. A few representative samples have been illustrated here.
- 5. For the examples shown here, BEn may correspond to any of the eight byte enable signals.

<u>Truth Table II—Address Counter Control (1,2)</u>

Address	Previous Internal Address	Internal Address Used	CLK	ADS ⁽⁴⁾	CNTEN	REPEAT(4,6)	I/O ⁽³⁾	MODE
An	Х	An	↑	L	Х	Н	Di/o(n)	External Address Used
Х	An	An + 1	↑	Н	L ⁽⁵⁾	Н	Di/o(n+1)	Counter Enabled-Internal Address generation
Х	An + 1	An + 1	↑	Н	Н	Н	Di/o(n+1)	Enabled Address Blocked-Counter disabled (An + 1 reused)
Х	Х	An	↑	Х	Х	L	Di/o(n)	Counter Set to last valid ADS load
								5697 thi 04

5687 thl 04

- 1. "H" = VIH. "L" = VIL. "X" = Don't Care.
- 2. Read and write operations are controlled by the appropriate setting of R/W, CEo, CE1, BEn and OE.
- 3. Outputs configured in flow-through output mode: if outputs are in pipelined mode the data out will be delayed by one cycle.
- 4. ADS and REPEAT are independent of all other memory control signals including CEo, CE1 and BEn.
- 5. The address counter advances if CNTEN = VIL on the rising edge of CLK, regardless of all other memory control signals including CEo, CE1, BEn.
- 6. When REPEAT is asserted, the counter will reset to the last valid address loaded via ADS. This value is not set at power-up: a known location should be loaded via $\overline{\text{ADS}}$ during initialization if desired. Any subsequent $\overline{\text{ADS}}$ access during operations will update the $\overline{\text{REPEAT}}$ address location.

Grade	Ambient Temperature	GND	VDD
Commercial	0°C to +70°C	0V	2.5V <u>+</u> 100mV
Industrial	-40°C to +85°C	0V	2.5V <u>+</u> 100mV

NOTES

5687 tbl 05

1. This is the parameter TA. This is the "instant on" case temperature.

Recommended DC Operating Conditions with VDDQ at 2.5V

Symbol	Parameter	Min.	Тур.	Мах.	Unit
VDD	Core Supply Voltage	2.4	2.5	2.6	V
VDDQ	I/O Supply Voltage (3)	2.4	2.5	2.6	V
Vss	Ground	0	0	0	V
VIН	Input High Volltage (Address, Control & Data I/O Inputs) ⁽³⁾	1.7		VDDQ + 100mV ⁽²⁾	V
Vн	Input High Voltage - JTAG	1.7	_	V _{DD} + 100mV ⁽²⁾	V
VIН	Input High Voltage - ZZ, OPT, PIPE/FT	VDD - 0.2V	_	V _{DD} + 100mV ⁽²⁾	٧
VIL	Input Low Voltage	-0.3 ⁽¹⁾	_	0.7	V
VIL	Input Low Voltage - ZZ, OPT, PIPE/FT	-0.3 ⁽¹⁾		0.2	٧

NOTES

5687 tbl 06a

- 1. V_{L} (min.) = -1.0V for pulse width less than tcyc/2 or 5ns, whichever is less.
- 2. VIH (max.) = VDDQ + 1.0V for pulse width less than tcyc/2 or 5ns, whichever is less.
- 3. To select operation at 2.5V levels on the I/Os and controls of a given port, the OPT pin for that port must be set to Vss(0V), and VDDOx for that port must be supplied as indicated above.

Recommended DC Operating Conditions with Vppo at 3.3V

Symbol	Parameter	Min.	Тур.	Max.	Unit
VDD	Core Supply Voltage	2.4	2.5	2.6	V
VDDQ	I/O Supply Voltage ⁽³⁾	3.15	3.3	3.45	V
Vss	Ground	0	0	0	V
VIH	Input High Voltage (Address, Control &Data I/O Inputs) ⁽³⁾	2.0		VDDQ + 150mV ⁽²⁾	V
VIH	Input High Voltage - JTAG	1.7		VDD + 100mV ⁽²⁾	V
VIН	Input High Voltage - ZZ, OPT, PIPE/FT	VDD - 0.2V	_	VDD + 100mV ⁽²⁾	٧
VIL	Input Low Voltage	-0.3 ⁽¹⁾		0.8	V
VIL	Input Low Voltage - ZZ, OPT, PIPE/FT	-0.3 ⁽¹⁾	_	0.2	٧

6687 tbl 06b

- 1. VIL (min.) = -1.0V for pulse width less than tcyc/2, or 5ns, whichever is less.
- 2. Vih (max.) = VDDQ + 1.0V for pulse width less than tcyc/2 or 5ns, whichever is less.
- To select operation at 3.3V levels on the I/Os and controls of a given port, the OPT pin
 for that port must be set to VDD (2.5V), and VDDOX for that port must be supplied as indicated
 above.

Absolute Maximum Ratings (1)

Symbol	Rating	Commercial & Industrial	Unit
VTERM (VDD)	VDD Terminal Voltage with Respect to GND	-0.5 to 3.6	V
VTERM ⁽²⁾ (VDDQ)	VDDQ Terminal Voltage with Respect to GND	-0.3 to VDDQ + 0.3	V
V _{TERM} ⁽²⁾ (INPUTS and I/O's)	Input and I/O Terminal Voltage with Respect to GND	-0.3 to VDDQ + 0.3	V
TBIAS ⁽³⁾	Temperature Under Bias	-55 to +125	°C
Tstg	Storage Temperature	-65 to +150	°C
NLT	Junction Temperature	+150	°C
IOUT(For VDDQ = 3.3V)	DC Output Current	50	mA
IOUT(For VDDQ = 2.5V)	DC Output Current	40	mA

NOTES:

5687 tbl 07

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause
 permanent damage to the device. This is a stress rating only and functional operation of the
 device at these or any other conditions above those indicated in the operational sections
 of this specification is not implied. Exposure to absolute maximum rating conditions for
 extended periods may affect reliability.
- This is a steady-state DC parameter that applies after the power supply has reached its nominal operating value. Power sequencing is not necessary; however, the voltage on any Input or I/O pin cannot exceed VDDO during power supply ramp up.
- 3. Ambient Temperature under DC Bias. No AC Conditions. Chip Deselected.

Capacitance (1)

 $(TA = +25^{\circ}C, F = 1.0MHz)$

Symbol	Parameter	Conditions ⁽²⁾	Max	Unit
Cin	Input Capacitance	VIN = 0V	15	pF
Cout ⁽²⁾ Output Capacitance		Vout = 0V	10.5	pF

5687 tbl 08

NOTES:

- These parameters are determined by device characterization, but are not production tested.
- 2. Cout also references CI/O.

DC Electrical Characteristics Over the Operating

Temperature and Supply Voltage Range (VDD = 2.5V ± 100mV)

			70T371	19/99M	
Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Lu	Input Leakage Current ⁽¹⁾	VDDQ = Max., VIN = 0V to VDDQ	_	10	μΑ
Iu	JTAG & ZZ Input Leakage Current ^(1,2)	VDD = Max., VIN = OV to VDD	_	±30	μΑ
ILO	Output Leakage Current ^(1,3)	$\overline{\text{CE}}_0 = \text{Vih or CE}_1 = \text{Vil., Vout} = 0 \text{V to Vddq}$	_	10	μΑ
Vol (3.3V)	Output Low Voltage ⁽¹⁾	lol = +4mA, VDDQ = Min.	_	0.4	V
Vон (3.3V)	Output High Voltage ⁽¹⁾	IOH = -4mA, VDDQ = Min.	2.4	_	V
Vol (2.5V)	Output Low Voltage ⁽¹⁾	IOL = +2mA, VDDQ = Min.	_	0.4	V
Vон (2.5V)	Output High Voltage ⁽¹⁾	IOH = -2mA, VDDQ = Min.	2.0		V

NOTES:

1. VDDQ is selectable (3.3V/2.5V) via OPT_pins. Refer to p.5 for details.

- 2. Applicable only for TMS, TDI and $\overline{\text{TRST}}$ inputs.
- 3. Outputs tested in tri-state mode.

DC Electrical Characteristics Over the Operating
Temperature and Supply Voltage Range (3) (VDD = 2.5V ± 100mV)

					70T3719/99M 70T S166 Com'l Only		S1 Co	70T3719/99M S133 Com'l & Ind	
Symbol	Parameter	Test Condition	Versio	n	Typ. ⁽⁴⁾	Max.	Typ. ⁽⁴⁾	Max.	Unit
ldd	Dynamic Operating Current (Both	CEL and CER= VIL,	COM'L	S	640	900	520	740	A
	Ports Active)	Outputs Disabled, f = fMAX ⁽¹⁾	IND	S	_	_	520	900	mA
ISB1 ⁽⁶⁾	Standby Current (Both Ports - TTL	CEL = CER = VIH	COM'L	S	350	460	280	380	mA
	Level Inputs)	$f = fMAX^{(1)}$		S	_	1	280	470	IIIA
ISB2 ⁽⁶⁾	Standby Current (One Port - TTL	CE"A" = VIL and CE"B" = VIH ⁽⁵⁾	COM'L	S	500	650	400	500	A
	Level Inputs)	Active Port Outputs Disabled, f=fMAX ⁽¹⁾		S	_	-	400	620	mA
ISB3	Full Standby Current	, <u> </u>	COM'L	S	12	20	12	20	m 1
	(Both Ports - CMOS Level Inputs)	CER \geq VDDQ - 0.2V, VIN \geq VDDQ - 0.2V or VIN \leq 0.2V, f = 0 ⁽²⁾		S	_	_	12	25	mA

COM'L

COM'L

IND

IND

500

12

S

S

S

650

20

400

400

12

12

NOTES:

ISB4⁽⁶⁾

lzz

5687 tbl 10

mΑ

mΑ

620

20

25

- 1. At f = fmax, address and control lines (except Output Enable) are cycling at the maximum frequency clock cycle of 1/tcyc, using "AC TEST CONDITIONS".
- 2. f = 0 means no address, clock, or control lines change. Applies only to input at CMOS level standby.

ZZL = ZZR = VIH

 $f=fMAX^{(1)}$

 $\overline{\text{CE}}$ "A" $\leq 0.2 V$ and $\overline{\text{CE}}$ "B" $\geq V$ DDQ - $0.2 V^{(5)}$

Active Port, Outputs Disabled, $f = fMAX^{(1)}$

 $VIN \ge VDDQ - 0.2V$ or $VIN \le 0.2V$

- 3. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
- 4. VDD = 2.5V, TA = 25°C for Typ, and are not production tested. IDD DC(f=0) = 30mA (Typ).
- 5. $\overline{CE}x = V_{IL} \text{ means } \overline{CE}_{0x} = V_{IL} \text{ and } CE_{1x} = V_{IH}$

Full Standby Current

Sleep Mode Current

(Both Ports - TTL

(One Port - CMOS

Level Inputs)

Level Inputs)

- $\overline{CE}x = V_{IH} \text{ means } \overline{CE}_{0}x = V_{IH} \text{ or } CE_{1}x = V_{IL}$
- $\overline{\text{CE}}\text{x} \leq 0.2 \text{V}$ means $\overline{\text{CE}}\text{ox} \leq 0.2 \text{V}$ and $\text{CE}\text{1x} \geq \text{V}\text{DD}$ 0.2 V
- $\overline{\text{CE}}$ x \geq VDD 0.2V means $\overline{\text{CE}}$ 0x \geq VDD 0.2V or CE1x 0.2V
- "X" represents "L" for left port or "R" for right port.
- 6. ISB1, ISB2 and ISB4 will all reach full standby levels (ISB3) on the appropriate port(s) if ZZL and/or ZZR = VIH.

AC Test Conditions (VDDQ - 3.3V/2.5V)

10 1001 001101110110 (1004 0101/2101/			
Input Pulse Levels (Address & Controls)	GND to 3.0V/GND to 2.4V			
Input Pulse Levels (I/Os)	GND to 3.0V/GND to 2.4V			
Input Rise/Fall Times	2ns			
Input Timing Reference Levels	1.5V/1.25V			
Output Reference Levels	1.5V/1.25V			
Output Load	Figure 1			





Figure 1. AC Output Test load.



AC Electrical Characteristics Over the Operating Temperature Range (Read and Write Cycle Timing) $^{(2,3)}$ (VDD = 2.5V ± 100mV, TA = 0°C to +70°C)

		S	19/99M 166 om'l nly	S'	19/99M 133 om'l Ind	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
tcyc1	Clock Cycle Time (Flow-Through) ⁽¹⁾	20	_	25		ns
tcyc2	Clock Cycle Time (Pipelined) ⁽¹⁾	6	_	7.5		ns
tcH1	Clock High Time (Flow-Through) ⁽¹⁾	8	_	10		ns
tCL1	Clock Low Time (Flow-Through) ⁽¹⁾	8	_	10		ns
tCH2	Clock High Time (Pipelined) ⁽²⁾	2.4	_	3		ns
tCL2	Clock Low Time (Pipelined) ⁽¹⁾	2.4	_	3	_	ns
tsa	Address Setup Time	1.7	_	1.8		ns
tha	Address Hold Time	0.5	_	0.5		ns
tsc	Chip Enable Setup Time	1.7	_	1.8		ns
thc	Chip Enable Hold Time	0.5	_	0.5		ns
tsB	Byte Enable Setup Time	1.7	_	1.8	_	ns
tнв	Byte Enable Hold Time	0.5	_	0.5		ns
tsw	R/W Setup Time	1.7	_	1.8		ns
tHW	R/W Hold Time	0.5	_	0.5		ns
tsp	Input Data Setup Time	1.7	_	1.8		ns
tho	Input Data Hold Time	0.5	_	0.5		ns
tsad	ADS Setup Time	1.7	_	1.8		ns
thad	ADS Hold Time	0.5	_	0.5		ns
tscn	CNTEN Setup Time	1.7	_	1.8		ns
thcn	CNTEN Hold Time	0.5	_	0.5		ns
tsrpt	REPEAT Setup Time	1.7	_	1.8		ns
thrpt	REPEAT Hold Time	0.5	_	0.5	_	ns
toe	Output Enable to Data Valid		4.4		4.6	ns
tolz ⁽⁴⁾	Output Enable to Output Low-Z	1	_	1		ns
tohz ⁽⁴⁾	Output Enable to Output High-Z	1	3.6	1	4.2	ns
tcD1	Clock to Data Valid (Flow-Through) ⁽¹⁾		12		15	ns
tCD2	Clock to Data Valid (Pipelined) ⁽¹⁾		3.6	_	4.2	ns
toc	Data Output Hold After Clock High	1	_	1	_	ns
tckhz ⁽⁴⁾	Clock High to Output High-Z	1	3.6	1	4.2	ns
tcklz ⁽⁴⁾	Clock High to Output Low-Z	1	_	1	_	ns
tins	Interrupt Flag Set Time		7	_	7	ns
tinr	Interrupt Flag Reset Time	_	7		7	ns
tcols	Collision Flag Set Time		3.6		4.2	ns
tcolr	Collision Flag Reset Time	_	3.6		4.2	ns
tzzsc	Sleep Mode Set Cycles	2	_	2	_	cycles
tzzrc	Sleep Mode Recovery Cycles	3	_	3	_	cycles
Port-to-Port I	Delay		•	•		•
tco	Clock-to-Clock Offset	5	_	6		ns
tors	Clock-to-Clock Offset for Collision Detection	Please re on Page	efer to colli 19.	ision Detec	ction Timin	g Table

NOTES:


^{1.} The Pipelined output parameters (tcvc2, tcb2) apply to either or both left and right ports when FT/PIPEx = Vbb (2.5V). Flow-through parameters (tcvc1, tcb1) apply when FT/PIPE = Vss (0V) for that port.

^{2.} All input signals are synchronous with respect to the clock except for the asynchronous Output Enable (OE), FT/PIPE and OPT. FT/PIPE and OPT should be treated as DC signals, i.e. steady state during operation.


^{3.} These values are valid for either level of VDDQ (3.3V/2.5V). See page 6 for details on selecting the desired operating voltage levels for each port.

^{4.} Guaranteed by design (not production tested).

Timing Waveform of Read Cycle for Pipelined Operation $(FT/PIPE'x' = VIH)^{(1,2)}$




Timing Waveform of Read Cycle for Flow-through Output $(\mathbf{FT}/PIPE"x" = VIL)^{(1,2,6)}$




- 1. $\overline{\text{OE}}$ is asynchronously controlled; all other inputs depicted in the above waveforms are synchronous to the rising clock edge.
- 2. ADS = VIL, CNTEN and REPEAT = VIH.
- 3. The output is disabled (High-Impedance state) by $\overline{\text{CE}}_0 = \text{V}_{\text{IH}}$, $\text{CE}_1 = \text{V}_{\text{IL}}$, $\overline{\text{BE}}_{\text{n}} = \text{V}_{\text{IH}}$ following the next rising edge of the clock. Refer to Truth Table 1.
- 4. Addresses do not have to be accessed sequentially since $\overline{ADS} = VIL$ constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 5. If \overline{BE}_n was HIGH, then the appropriate Byte of DATAout for Qn + 2 would be disabled (High-Impedance state).
- 6. "x" denotes Left or Right port. The diagram is with respect to that port.

Timing Waveform of a Multi-Device Pipelined Read (1,2)




Timing Waveform of a Multi-Device Flow-Through Read (1,2)



- B1 Represents Device #1; B2 Represents Device #2. Each Device consists of one IDT70T3719/99M for this waveform, and are setup for depth expansion in this example. ADDRESS(B1) = ADDRESS(B2) in this situation.

 2. \overline{BE}_{R} , \overline{OE} , and \overline{ADS} = VIL; $\overline{CE}_{1}(B1)$, $\overline{CE}_{1}(B2)$, $\overline{R/W}$, \overline{CNTEN} , and \overline{REPEAT} = VIH.

Timing Waveform of Left Port Write to Pipelined Right Port Read (1,2,4)




NOTES:

- 1. \overline{CE}_0 , \overline{BE}_n , and $\overline{ADS} = VIL$; CE_1 , \overline{CNTEN} , and $\overline{REPEAT} = VIH$.
- 2. $\overline{OE} = V_{IL}$ for Port "B", which is being read from. $\overline{OE} = V_{IH}$ for Port "A", which is being written to.
- 3. If tco


 minimum specified, then data from Port "B" read is not valid until following Port "B" clock cycle (ie, time from write to valid read on opposite port will be tco + 2 tcyc2 + tcp2). If tco > minimum, then data from Port "B" read is available on first Port "B" clock cycle (ie, time from write to valid read on opposite port
- 4. All timing is the same for Left and Right ports. Port "A" may be either Left or Right port. Port "B" is the opposite of Port "A"

Timing Waveform with Port-to-Port Flow-Through Read (1,2,4)



- 1. \overline{CE}_0 , \overline{BE}_0 , and $\overline{ADS} = VIL$; CE_1 , \overline{CNTEN} , and $\overline{REPEAT} = VIH$.
- 2. \overline{OE} = VIL for the Right Port, which is being read from. \overline{OE} = VIH for the Left Port, which is being written to.
- 3. If tco ≤ minimum specified, then data from Port "B" read is not valid until following Port "B" clock cycle (i.e., time from write to valid read on opposite port will be tco + tcyc + tcp1). If tco > minimum, then data from Port "B" read is available on first Port "B" clock cycle (i.e., time from write to valid read on opposite port will be tco + tcD1).
- 4. All timing is the same for both left and right ports. Port "A" may be either left or right port. Port "B" is the opposite of Port "A".


Timing Waveform of Pipelined Read-to-Write-to-Read



NOTES:


- Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
 \overline{CE0}, \overline{BE}_n, and \overline{ADS} = VIL; \overline{CE1}, \overline{CNTEN}, and \overline{REPEAT} = VIH. "NOP" is "No Operation".
- Addresses do not have to be accessed sequentially since ADS = Vil. constantly loads the address on the rising edge of the CLK; numbers
- 4. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to quarantee data integrity.

Timing Waveform of Pipelined Read-to-Write-to-Read (**OE** Controlled) (2)




- Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- CEO, BEn, and ADS = VIL; CE1, CNTEN, and REPEAT = VIH.
- Addresses do not have to be accessed sequentially since ADS = Vil. constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 4. This timing does not meet requirements for fastest speed grade. This waveform indicates how logically it could be done if timing so allows.

Timing Waveform of Flow-Through Read-to-Write-to-Read (**OE** = VIL)(2)




Timing Waveform of Flow-Through Read-to-Write-to-Read (**OE** Controlled)⁽²⁾




- 1. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- 2. $\overline{\text{CE}}_0$, $\overline{\text{BE}}_n$, and $\overline{\text{ADS}} = \text{VIL}$; $\overline{\text{CE}}_1$, $\overline{\text{CNTEN}}$, and $\overline{\text{REPEAT}} = \text{VIH}$.
- Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 4. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.

Timing Waveform of Pipelined Read with Address Counter Advance (1)




Timing Waveform of Flow-Through Read with Address Counter Advance (1)




- 1. \overline{CE}_0 , \overline{OE} , $\overline{BE}_1 = V_{IL}$; CE1, R/ \overline{W} , and $\overline{REPEAT} = V_{IH}$.
- 2. If there is no address change via $\overline{ADS} = V_{IL}$ (loading a new address) or $\overline{CNTEN} = V_{IL}$ (advancing the address), i.e. $\overline{ADS} = V_{IH}$ and $\overline{CNTEN} = V_{IH}$, then the data output remains constant for subsequent clocks.

Timing Waveform of Write with Address Counter Advance (Flow-through or Pipelined Inputs) (1)




Timing Waveform of Counter Repeat (2,6)



- 1. $\overline{CE_0}$, \overline{BE}_n , and R/\overline{W} = VIL; CE1 and \overline{REPEAT} = VIH.
- 2. \overline{CE}_0 , $\overline{BE}_n = VIL$; $CE_1 = VIH$.
- 3. The "Internal Address" is equal to the "External Address" when ADS = VIL and equals the counter output when ADS = VIH.

 4. No dead cycle exists during REPEAT operation. A READ or WRITE cycle may be coincidental with the counter REPEAT cycle: Address loaded by last valid ADS load will be accessed. For more information on REPEAT function refer to Truth Table II.
- CNTEN = VIL advances Internal Address from 'An' to 'An +1'. The transition shown indicates the time required for the counter to advance. The 'An +1'Address is written to during this cycle.
- 6. For Pipelined Mode user should add 1 cycle latency for outputs as per timing waveform of read cycle for pipelined operations.

Waveform of Interrupt Timing (2)



1. $\overline{CE}_0 = VIL \text{ and } CE_1 = VIH$

2. All timing is the same for Left and Right ports.

3. Address is for internal register, not the external bus, i.e., address needs to be qualified by one of the Address counter control signals.


Truth Table III — Interrupt Flag (1)

		Left Port				Right Port				
CLKL	R/ W L	CEL	A17L-A0L ^(3,4)	ĪNŢ∟	CLKR	R/W̄R ⁽²⁾	CE _R (2)	A 17R -A 0R ^(3,4)	ĪNT R	Function
↑	L	L	3FFFF	Х	↑	Х	Х	X	L	Set Right INTR Flag
↑	Х	Х	X	Х		Х	L	3FFFF	Н	Reset Right INTR Flag
↑	Х	Х	X	L		L	L	3FFFE	Х	Set Left INTL Flag
↑	Н	L	3FFFE	Н	↑	Х	Х	Х	Х	Reset Left INTL Flag

NOTES

- 1. \overline{INT}_L and \overline{INT}_R must be initialized at power-up by Resetting the flags.
- 2. $\overline{\text{CE}}_0 = \text{VIL}$ and $\text{CE}_1 = \text{VIH}$. R/\overline{W} and CE are synchronous with respect to the clock and need valid set-up and hold times.
- 3. A17x is a NC for IDT70T3799, therefore Interrupt Addresses are 1FFFF and 1FFFE.
- 4. Address is for internal register, not the external bus, i.e., address needs to be qualified by one of the Address counter control signals.

Waveform of Collision Timing(1,2) Both Ports Writing with Left Port Clock Leading



- NOTES: 1. $\overline{CE}_0 = V_{IL}$, $CE_1 = V_{IH}$.
- 2. For reading port, $\overline{\text{OE}}$ is a Don't care on the Collision Detection Logic. Please refer to Truth Table IV for specific cases.
- 3. Leading Port Output flag might output 3tcyc2 + tcoLs after Address match.
- 4. Address is for internal register, not the external bus, i.e., address needs to be qualified by one of the Address counter control signals.

Collision Detection Timina(3,4)

Cycle Time	tors (ns)				
	Region 1 (ns) (1)	Region 2 (ns) (2)			
5ns	0 - 2.8	2.81 - 4.6			
6ns	0 - 3.8	3.81 - 5.6			
7.5ns	0 - 5.3	5.31 - 7.1			

56876 tbl 14

NOTES:

- 1. Region 1
- Both ports show collision after 2nd cycle for Addresses 0, 2, 4 etc.
- Leading port shows collision after 3rd cycle for addresses 0, 3, 6, etc.

while trailing port shows collision after 2nd cycle for addresses 0, 2, 4 etc.

- 3. All the production units are tested to midpoint of each region.
- 4. These ranges are based on characterization of a typical device.


Truth Table IV — Collision Detection Flag

Left Port					Right Port					
CLKL	R/₩L	CEL	A17L-A0L ⁽²⁾	COL	CLKr	R/W̄R ⁽¹⁾	ŪĒR ⁽¹⁾	A17R-A0R ⁽²⁾	COLR	Function
↑	Н	L	MATCH	Н	↑	Н	L	MATCH	Н	Both ports reading. Not a valid collision. No flag output on either port
↑	Н	L	MATCH	L	↑	L	L	MATCH	Н	Left port reading, Right port writing. Valid collision, flag output on Left port.
↑	L	L	MATCH	Н	↑	Н	L	MATCH	L	Right port reading, Left port writing. Valid collision, flag output on Right port.
↑	L	L	MATCH	L	↑	L	L	MATCH	L	Both ports writing. Valid collision. Flag output on both ports.


NOTES:

- 1. $\overline{\text{CE}}_0$ = VIL and CE1 = VIH. R/ $\overline{\text{W}}$ and CE are synchronous with respect to the clock and need valid set-up and hold times.
- 2. Address is for internal register, not the external bus, i.e., address needs to be qualified by one of the Address counter control signals.

Timing Waveform - Entering Sleep Mode (1,2)



Timing Waveform - Exiting Sleep Mode (1,2)



- 1. CE1 = VIH.
- All timing is same for Left and Right ports.
 <u>CE</u>₀ has to be deactivated (<u>CE</u>₀ = ViH) three cycles prior to asserting ZZ (ZZx = ViH) and held for two cycles after asserting ZZ (ZZx = ViH).
- 4. $\overline{\text{CE}}_0$ has to be deactivated $\overline{(\text{CE}}_0 = \text{VIH})$ one cycle prior to de-asserting ZZ (ZZx = VIL) and held for three cycles after de-asserting ZZ (ZZx = VIL).
- 5. The device must be in Read Mode (R/W High) when exiting sleep mode. Outputs are active but data is not valid until the following cycle.

Functional Description

The IDT70T3719/99M provides a true synchronous Dual-Port Static RAM interface. Registered inputs provide minimal set-up and hold times on address, data, and all critical control inputs. All internal registers are clocked on the rising edge of the clock signal, however, the self-timed internal write pulse width is independent of the cycle time.

An asynchronous output enable is provided to ease asynchronous bus interfacing. Counter enable inputs are also provided to stall the operation of the address counters for fast interleaved memory applications.

A HIGH on $\overline{\text{CE}}$ oor a LOW on CE1for one clock cycle will power down the internal circuitry to reduce static power consumption. Multiple chip enables allow easier banking of multiple IDT70T3719/99Ms for depth expansion configurations. Two cycles are required with $\overline{\text{CE}}$ 0 LOW and CE1 HIGH to re-activate the outputs.

Interrupts

If the user chooses the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag ($\overline{\text{INTL}}$) is asserted when the right port writes to memory location 3FFFE (HEX), where a write is defined as $\overline{\text{CE}}_R = R/\overline{W}_R = \text{VIL}$ per the Truth Table I. The left port clears the interrupt through access of address location 3FFFE when $\overline{\text{CE}}_L = \text{VIL}$ and $R/\overline{W}_L = \text{VIH}$. Likewise, the right port interrupt flag ($\overline{\text{INTR}}$) is asserted when the left port writes to memory location 3FFFF (HEX) and to clear the interrupt flag ($\overline{\text{INTR}}$), the right port must read the memory location 3FFFF (1FFFF or 1FFFE for 1DT70T3799M). The message (72 bits) at 3FFFE or 3FFFF (1FFFF or 1FFFE for 70T3799M) is user-defined since it is an addressable SRAMlocation. If the interrupt function is not used, address locations 3FFFE and 3FFFF (1FFFF or 1FFFE for 1DT70T3799M) are not used as mail boxes, but as part of the random access memory. Refer to Truth Table III for the interrupt operation.

Collision Detection

Collision is defined as an overlap in access between the two ports resulting in the potential for either reading or writing incorrect data to a specific address. For the specific cases: (a) Both ports reading - no data is corrupted, lost, or incorrectly output, so no collision flag is output on either port. (b) One port writing, the other port reading - the end result of the write will still be valid. However, the reading port might capture data that is in a state of transition and hence the reading port's collision flag is output. (c) Both ports writing - there is a risk that the two ports will interfere with each other, and the data stored in memory will not be a valid write from either port (it may essentially be a random combination of the two). Therefore, the collision flag is output on both ports. Please refer to Truth Table IV for all of the above cases.

The alert flag (\overline{COL}_x) is asserted on the 2nd or 3rd rising clock edge of the affected port following the collision, and remains low for one cycle. Please refer to Collision Detection Timing table on Page 19. During that next cycle, the internal arbitration is engaged in resetting the alert flag (this avoids a specific requirement on the part of the user to reset the alert flag). If two collisions occur on subsequent clock cycles, the second collision may not generate the appropriate alert flag. A third collision will generate the

alert flag as appropriate. In the event that a user initiates a burst access on both ports with the same starting address on both ports and one or both ports writing during each access (i.e., imposes a long string of collisions on contiguous clock cycles), the alert flag will be asserted and cleared every other cycle. Please refer to the Collision Detection timing waveform on Page 19.

Collision detection on the IDT70T3719/99M represents a significant advance in functionality over current sync multi-ports, which have no such capability. In addition to this functionality the IDT70T3719/99M sustains the key features of bandwidth and flexibility. The collision detection function is very useful in the case of bursting data, or a string of accesses made to sequential addresses, in that it indicates a problem within the burst, giving the user the option of either repeating the burst or continuing to watch the alert flag to see whether the number of collisions increases above an acceptable threshold value. Offering this function on chip also allows users to reduce their need for arbitration circuits, typically done in CPLD's or FPGA's. This reduces board space and design complexity, and gives the user more flexibility in developing a solution.

Sleep Mode

The IDT70T3719/99M is equipped with an optional sleep or low power mode on both ports. The sleep mode pin on both ports is asynchronous and active high. During normal operation, the ZZ pin is pulled low. When ZZ is pulled high, the port will enter sleep mode where it will meet lowest possible power conditions. The sleep mode timing diagram shows the modes of operation: Normal Operation, No Read/Write Allowed and Sleep Mode.


For normal operation all inputs must meet setup and hold times prior to sleep and after recovering from sleep. Clocks must also meet cycle high and low times during these periods. Three cycles prior to asserting ZZ (ZZx = VIH) and three cycles after de-asserting ZZ (ZZx = VIL), the device must be disabled via the chip enable pins. If a write or read operation occurs during these periods, the memory array may be corrupted. Validity of data out from the RAM cannot be guaranteed immediately after ZZ is asserted (prior to being in sleep). When exiting sleep mode, the device must be in Read mode (R/ \overline{W} x = VIH) when chip enable is asserted, and the chip enable must be valid for one full cycle before a read will result in the output of valid data.

During sleep mode the RAM automatically deselects itself. The RAM disconnects its internal clock buffer. The external clock may continue to run without impacting the RAMs sleep current (Izz). All outputs will remain in high-Z state while in sleep mode. All inputs are allowed to toggle. The RAM will not be selected and will not perform any reads or writes.

Depth and Width Expansion

The IDT70T3719/99M features dual chip enables (refer to Truth Table I) in order to facilitate rapid and simple depth expansion with no requirements for external logic. Figure 4 illustrates how to control the various chip enables in order to expand two devices in depth.

The IDT70T3719/99M can also be used in applications requiring expanded width, as indicated in Figure 4. Through combining the control signals, the devices can be grouped as necessary to accommodate applications needing 144-bits.



NOTF:

1. A18 is for IDT70T3719, A17 is for IDT70T3799.

JTAG Functionality and Configuration

The IDT70T3719/99M is composed of two independent memory arrays, and thus cannot be treated as a single JTAG device in the scan chain. The two arrays (A and B) each have identical characteristics and commands but must be treated as separate entities in JTAG operations. Please refer to Figure 5.

JTAG signaling must be provided serially to each array and utilize the information provided in the Identification Register Definitions, Scan

Register Sizes, and System Interface Parameter tables. Specifically, commands for Array B must precede those for Array A in any JTAG operations sent to the IDT70T3719/99M. Please reference Application Note AN-411, "JTAG Testing of Multichip Modules" for specific instructions on performing JTAG testing on the IDT70T3719/99M. AN-411 is available at www.idt.com.





Figure 5. JTAG Configuration for IDT70T3719/99M

JTAG Timing Specifications



NOTES:

- 1. Device inputs = All device inputs except TDI, TMS, and TRST.
- 2. Device outputs = All device outputs except TDO.

JTAG AC Electrical Characteristics (1,2,3,4)

	101100	70T3719/99M		
Symbol	Parameter	Min.	Max.	Units
tucyc	JTAG Clock Input Period	100		ns
исн	JTAG Clock HIGH	40	_	ns
tıcı	JTAG Clock Low	40	_	ns
tur	JTAG Clock Rise Time		3 ⁽¹⁾	ns
₩F	JTAG Clock Fall Time		3 ⁽¹⁾	ns
URST	JTAG Reset	50	_	ns
URSR	JTAG Reset Recovery	50	_	ns
ticd	JTAG Data Output		25	ns
tido	JTAG Data Output Hold	0	_	ns
tus	JTAG Setup	15	_	ns
tлн	JTAG Hold	15		ns

5687 tbl 16

- 1. Guaranteed by design.
- 2. 30pF loading on external output signals.
- 3. Refer to AC Electrical Test Conditions stated earlier in this document.
- 4. JTAG operations occur at one speed (10MHz). The base device may run at any speed specified in this datasheet.

Identification Register Definitions

Instruction Field Array B	Value Array B	Instruction Field Array A	Value Array A	Description
Revision Number (31:28)	0x0	Revision Number (63:60) 0x0 Reserved for Version		Reserved for Version number
IDT Device ID (27:12) ⁽¹⁾ 0x330		IDT Device ID (59:44) ⁽¹⁾ 0x330 Defines		Defines IDT Part number
IDT JEDEC ID (11:1) 0x33		IDT JEDEC ID (43:33)	0x33	Allows unique identification of device vendor as IDT
ID Register Indicator Bit (Bit 0)	1	ID Register Indicator Bit (Bit 32)	1	Indicates the presence of an ID Register

NOTF:

5687 tbl 17

Scan Register Sizes

Register Name	Bit Size Array A	Bit Size Array B	Bit Size 70T3719M	
Instruction (IR)	4	4	8	
Bypass (BYR)	1	1	2	
Identification (IDR)	32	32	64	
Boundary Scan (BSR)	Note (3)	Note (3)	Note (3)	

5687 tbl 18

System Interface Parameters


Instruction	Code	Description
EXTEST	00000000	Forces contents of the boundary scan cells onto the device outputs ⁽¹⁾ . Places the boundary scan register (BSR) between TDI and TDO.
BYPASS	11111111	Places the bypass register (BYR) between TDI and TDO.
IDCODE	00100010	Loads the ID register (IDR) with the vendor ID code and places the register between TDI and TDO.
HIGHZ	01000100	Places the bypass register (BYR) between TDI and TDO. Forces all device output drivers except INTx and COLx to a High-Z state.
CLAMP	00110011	Uses BYR. Forces contents of the boundary scan cells onto the device outputs. Places the bypass register (BYR) between TDI and TDO.
SAMPLE/PRELOAD	00010001	Places the boundary scan register (BSR) between TDI and TDO. SAMPLE allows data from device inputs (2) to be captured in the boundary scan cells and shifted serially through TDO. PRELOAD allows data to be input serially into the boundary scan cells via the TDI.
RESERVED	01010101, 01110111, 10001000, 10011001, 10101010, 10111011, 11001100	Several combinations are reserved. Do not use codes other than those identified above.
PRIVATE	01100110,11101110, 11011101	For internal use only.

5687 tbl 19

- 1. Device outputs = All device outputs except TDO.
- 2. Device inputs = All device inputs except TDI, TMS, and $\overline{\text{TRST}}$.
- 3. The Boundary Scan Descriptive Language (BSDL) file for this device is available on the IDT website (www.idt.com), or by contacting your local IDT sales representative.

^{1.} Device ID for IDT70T3719M is 0x330. Device ID for IDT70T3799M is 0x331.





NOTE:

1. Green parts available. For specific speeds, packages and powers contact your local sales office.

IDT Clock Solution for IDT70T3719/99M Dual-Port

	Dual-Port I/O Specitications		Clock Specifications				IDT	IDT
IDT Dual-Port Part Number	Voltage	I/O	Input Capacitance	Input Duty Cycle Requirement	Maximum Frequency	Jitter Tolerance	PLL Clock Device	Non-PLL Clock Device
70T3719/99M	3.3/2.5	LVTTL	15pF	40%	166	75ps	5T2010	5T9010 5T905, 5T9050 5T907, 5T9070

5687 tbl 20

Datasheet Document History:

06/27/05: Initial Datasheet

07/11/07: Removed Advanced status

01/19/09: Page 25 Removed "IDT" from orderable part number

Page 3 Footnote 5 - corrected a typo in the package body and ball-pitch dimensions 08/06/10:

07/15/14: Page 25 Added Tape & Reel to Ordering Information



CORPORATE HEADQUARTERS

6024 Silver Creek Valley Road San Jose, CA 95138

for SALES:

800-345-7015 or 408-284-8200

fax: 408-284-2775 www.idt.com

for Tech Support: 408-284-2794 DualPortHelp@idt.com

The IDT logo is a registered trademark of Integrated Device Technology, Inc.